We present several optical interconnection structures which support communication requirements unique to multiprocessor systems, namely, broadcasting, multicasting, simulcasting, and multiport memory access. The structures are based on guided wave time division multiplexed channels and use coincident pulse techniques to optically demultiplex individual bits at selected destinations. We describe 1-and 2-D structures which are appropriate for processor to processor interconnections and for processor to memory interconnections, respectively.
Introduction
We present several optical switching structures which are appropriate for multiprocessor interconnection applications. Multiprocessor interconnection structures have been extensively studiedl- 5 and range from bus interconnected systems through a variety of permutation networks. In most cases the communication modes supported by these structures can be classified as either broadcast systems, which are typically used in shared memory implementations, or point-topoint systems which support direct communication between processors or between processors and memory. It has been suggested by Levitan 6 that it is desirable to support additionally multicasting and simulcasting modes of communication. These modes are not widely implemented in electronics due to the complexity of their implementation. However, using optical techniques such structures can be realized efficiently.
To implement these structures we exploit two properties of optical signals: unidirectional propagation and predictable path delays. These properties have allowed us to use the relative path length between two signals as a system timing mechanism. Furthermore, the relationship between time and space within a waveguide allows us to positionally encode informa-S. Levitan is with the Department of Electrical Engineering andtion which normally requires complex decoding structures.
Both free space and guided wave structures for multiprocessor interconnections have been examined. For example, optical crossbar switches and multistage networks in free space have been proposed in Refs. 7-12. Optical fiber space division switching (SDS) systems using arrays of electrooptic switching elements have been demonstrated.' 3 Wavelength division switching (WDS) systems1 4 and more recently systems using combinations of WDS, SDS, and time division switching (TDS)1 5 ,1 6 have also been proposed. Time division switching systems in a variety of switch and memory configurations for pulse interchange have been studied.' 7 -2 0 Fiber based structures for digital circuitry 2 l and interconnection structures 2 2 have also been proposed.
In our research, we concentrated on guided wave time division multiplexing (TDM) systems. For example, in Ref. 23 we show the application of TDM techniques to the implementation of parallel memories. In Ref. 24 , we provided a solution to decentralized bus arbitration for optically interconnected and physically distributed multiprocessors. In Ref. 25 , we have extended this work and addressed the bus latency problem by amortizing end-to-end propagation delay over a large number of concurrent bus transfers and shown that arbitrary interconnection permutations may be realized with systems of hardware complexity linear in the number of processors.
Time division multiplexing schemes have traditionally been limited by the bandwidth ratios of the multiplexed optical signals to the circuitry at the opticalelectronic interface. While tapped delay line structures can be used to encode multiplexed pulse trains, high speed demultiplexing at the receivers represents a significant problem. The optical self-routing networks suggested by Prucnal et al. 26 27 and the coincident pulse logic technique in Ref. 25 have demonstrated that such demultiplexing can take place in the optical domain. This is accomplished by timing the arrival of a select data pulse within a pulse train and a reference timing pulse so that the two are uniquely coincident in both time and space at a particular detector. In this context it is possible to reexamine several aspects of multiprocessor design and find new solutions to classical problems such as interconnection complexity and parallel memory addressing.
Our presentation is organized as follows. In Sec. II we present a simple linear coincident pulse logic structure. In Sec. III we show the use of the linear structure in several multiprocessor interconnection applications. In Sec. IV we describe a 2-D coincident structure suitable for multiport memory applications. Finally, in Sec. V are concluding remarks.
Coincident Pulse Logic
In this section we introduce the concept of coincident pulse logic with an example of pulse delay addressed in 1-D arrays. The array shown in Fig. 1 is composed of n cells Cl,... ,Cn. Each cell Ck is uniquely addressable with an electronic pulse at the output of the photodetector Dk. The photodetector generates a voltage proportional to the sum of the two incident optical signals, denoted in Fig. 1 by s, and s 2 .
The signals s 1 and S2 travel in opposite directions along an optical path. Photodetectors are placed at fixed distance intervals d along the optical path, and two laser diodes, L 1 and L 2 , are coupled to each end.
Assume that two pulses of duration r are transmitted, one from L 1 and the other from L 2 at times t 1 and t 2 , respectively. These pulses propagate at speed cg (the speed of light in the waveguide). By carefully selecting the delay between t 1 and t 2 the pulses can be made to meet at exactly one detector. The distance d between any two detectors is chosen to be equal to d = rcg, the propagation distance corresponding to the pulse width. The delay t 1 -t 2 is also chosen so that it is an even multiple of d. More specifically, if
the two pulses will meet at detector Dk, thus addressing cell k. For example, when n = 5, if L 2 generates its pulse 2r s before Li generates its pulse, Eq. (1) gives k = 2; that is, the two pulses meet at D 2 . Similarly, if L 2 generates its pulse 2r s after L 1 generates its pulse, the two pulses meet at D 4 . Clearly, the middle cell is chosen by generating the two pulses simultaneously, that is, having t 1 = t 2 . Therefore, the address of the cell is encoded using the delay t 1 -t 2 . In this view, the pulse generated by Li is treated as the reference pulse, and the pulse generated by L 2 becomes a select pulse. In the remaining discussion, the names tref, Lref, tsel, and Lse, refer to tj, L 1 , t 2 , and L 2 , respectively.
The worst case selection time is determined by the maximum delay needed to address any cell in the ar- ray. have From Eq. (1), it is clear that for k = 1, ... ,n, we
from which we find that the worst case latency a is given by
Note that Eq. (2a) indicates that the select pulse occurs within n before or after the reference pulse. Within time a it is possible to address more than one cell by sending a series of pulses from Lsel, one for each selection. Each of these pulses will intersect with the reference pulse at the desired detector. In other words, parallel selections are positionally distinguishable in a pulse train generated by a series of select pulses.
Ill. Implementation Aspects
In the next section we demonstrate how coincident pulse techniques can be applied to a number of multiprocessor interconnection structures. However, such a presentation would be of little value unless the technique can be implemented with sufficient reliability and scale in technologies which are appropriate for computing applications. Fast pulse generation, appropriate temporal positioning of pulses, power distribution, and coincident pulse detection are the key issues which must be addressed. In this section we discuss the design parameters for each of these issues and illustrate experimental circuits to support each.
A. Pulse Generation
For coincident pulse structures, the minimum detector separation is determined by the width of the input pulses. Thus fast pulse generation is a key parameter in determining the physical size (at least in terms of optical path length) of any implementation. In our experiments we have chosen to modulate directly commercial laser diodes using ECL logic gates as shown in Fig. 2 . In this circuit, the G1 gate has its inputs internally tied low and thus provides a constant bias current which maintains the laser diode at threshold. Gate G2 provides the modulation current by passing an input pulse train through one input and with the other input used as a pulse enable. Based on device specifications this circuit should be capable of operation in the 1-2-GHz range. To date, we have used this circuit to generate optical pulses of 1.5 ns, limited by the bandwidth of the test equipment available in our laboratory. Simultaneously we designed and are currently having fabricated a GaAs based pulse generator chip which will supply input pulses for operating more closely to the specified limits.
B. Temporal Positioning of Pulses
A second consideration is the degree of overlap in pulse coincidence which can be achieved reliably. Adjustments in the optical path length of the reference pulse relative to the select pulse train can be used to tune the relative timing of these two signals. However, this assumes appropriate temporal positioning of multiple pulses relative to each other in the select pulse train. Figure 3 shows a simple mechanism for low bandwidth applications, which allows for a single optical source. In this mechanism a shift register is loaded with a select bit pattern, and the output is clocked into an optical pulse train.
In moderate to high bandwidth applications, the required precision for pulse positioning is beyond the accuracy attainable by direct modulation. In these applications spatial separation may be used to control the optical path length of various pulses that are multiplexed on a single fiber to create a pulse train. Two delay line structures for generating the optical select pulse train containing are shown in Figs. 4 and 5. In Fig. 4 , n laser diode pulsers are spaced at incremental distances 2d along an optical delay line. In Fig. 5 , a star coupler joins the output of n laser diode pulses at incremental path lengths 2d. A single edge in the electronic time-base controls the activation of all the pulsers so that all the optical pulses are generated simultaneously. Clocking skew and variations in device tolerances can be compensated for by adjusting the value of the 68Q resistor in Fig. 2 .
The remaining two design constraints are related. High optical fanout is obviously required to deliver sufficient optical power to a large number of detector sites. However, we must also deliver sufficient power to detect coincidence. If we establish the height of a single noncoincident pulse plus noise as a threshold, a coincident pulse is any pulse above this threshold. This is significant since the linear structure of Fig. 1 transmits pulses in both directions. Thus the single pulse (threshold) height and coincident pulse heights are functions of the relative distance of the detector from each pulse source. This situation is shown graphically in Fig. 6 . The two solid traces show the optical power for noncoincident pulses from each of the two sources vs detector site. The dotted trace represents the coincident pulse power at this site. To address this problem we designed the variable threshold optical detector circuit shown in Fig. 7 . In this circuit, adjusting the variable resistor establishes the optical power level at which the ECL gate latches. This is done by setting the bias voltage of T1 of the differential pair so that T2 is held below cutoff at a level sufficient to clip all signals below the coincidence threshold.
To further illustrate this relationship consider a linear structure such as in Fig. 1 and assume that U is the optical power in each pulse generated by L 1 and L 2 . Assume also that the coupling ratio at each tap is a; that is, at each tap (1-a)% of the optical power will be removed at each detector and a% of the optical power will remain. Excess loss in the coupler is ignored. If we denote by ul,i and u2,i, 1 i < n, the optical power of the signals arriving at detector Di due to the tapping of the signals s and S2, respectively, it is straightforward to show that 
At the detector Di, the power of a coincidence pulse is thus
and the ratio of the coincidence pulse power to any single pulse power is given by
The minimum value for bi occurs at i = 1 and i = n, and thus 8 min = 1 + an .
In Fig. 8 , we plot bmin vs n for different coupling ratios a. For proper detection of coincidence, 6min should be larger than determined by the allowable SNR. For example, if the SNR requires that bmin be larger than 1.2, then from Fig. 8 , it is clear that at most thirty-two processors may be used in the system. This analysis assumes the use of a single fiber with equal coupling ratios at all detector sites. Dual fiber solutions also exist and can further increase system scalability. Moving to two fibers removes the restriction of fixed coupling ratios and thus allows a more even distribution of the optical power to the taps. In addition, a two-fiber design can be implemented in which both pulses propagate in the same direction provided that the reference (or select) fiber has an incremental increase relative to the select fiber of d in the optical path length per detector. This solution has the advantage that a fixed ratio of coincident vs noncoincident pulse powers will appear at each detector.
Finally, an adaptation of the bypass structures proposed by Nassehi and Tobagi et al. 28 can be implemented as a partial two-fiber solution. This implementation consists of a primary fiber and several secondary fibers which are tapped in and out of the primary. Each primary to secondary fiber coupler taps a portion of the power onto the secondary fiber where a group of detector taps is installed. Thus the primary fiber alleviates the multiplicative reduction in optical power per detector by bypassing detectors in groups. Furthermore, the effective coupling ratio for each detector is reduced, since it is now the product of the detector coupling ratio and the primary fiber coupler ratio.
Given these configuration parameters, the linear structure of Fig. 1 provides a general purpose mechanism for an m out of n selection. These structures can be used for constructing a variety of optical interconnection systems and permutation networks for interconnecting processors in a computational system, as shown in the next section. Alternatively, as discussed in Sec. IV, by placing memory at each detector cell, the structures can be used as parallel memory. Table I is a classification of communication structures based on varying levels of connectivity and capabilities for a set of transmitting processors. A multicasting structure is one in which a transmitter sends a single message to a specific subset of m receivers, where m < n, the number of processors in the system. Unlike broadcasting where all receivers actively interpret every message, multicasting provides that only the intended receivers interpret the message. This requires that some of the work in interpreting a message destination is done by the communications subsystem rather than by using resources in unintended receivers. Simulcasting, by our definition, is the concurrent transmission of n unique messages by a single transmitter to each of the n receiving processors. Multicasting and simulcasting may be generalized to the case where n transmitters are each multicasting (or simulcasting) concurrently. We refer to these cases as n-way multicasting and n-way simulcasting, respectively.
The point to point, broadcast, and completely interconnected structures have been implemented with different degrees of success in multiprocessor systems. Multicasting, simulcasting, and the n-way structures have not been extensively examined because of the hardware complexity of their realization. In this section we outline several specific applications of coincident pulse techniques to realize multicasting and simulcasting using the linear structure of the previous section. Figure 9 is an example of a 1 to m multicasting structure. This figure shows a bus interconnected multiprocessor with separate optical interconnections for the address and data. The unique feature of this structure is the use of coincident pulse techniques in the implementation of the address bus. In each cycle, one transmitting processor places on the select waveguide a positionally encoded set of destination address bits followed by an n-bit message on the message waveguide. Simultaneously, a reference pulse propagates in the opposite direction in the select waveguide and coincides with the destination address bits at each destination processor. Thus as the data propagate through the message waveguide, it is read only by those processors for which coincident pulse selections have been made. A simple modification of the previous example results in the 1 to n simulcasting structure of Fig. 10 . In this case, we have deleted the message waveguide and changed the interpretation of the address waveguide. Specifically, the select pulses in the address waveguide are now considered 1 bit data messages. The destination address of each message is positionally encoded by the relative position of the data bit in the select pulse train. Thus, a one is transmitted as a select pulse, and a zero is the absence of a select pulse in the position corresponding to that receiver. The entire array is globally clocked to provide a strobe which moves the select information into a data latch at each receiver. This may be implemented using a separate copy of the reference pulse as a clock input, tapped as shown in Fig. 10 , with a small internal delay to allow for electronic propagation in the data latch. In both of these structures, we assume that a control arbitration mechanism exists 4 so that only one processor is allowed to transmit in a given cycle We can extend both multicasting and simulcasting to n-way structures. One method is to allow all transmitters to transmit at the same time and ensure that the optical path length between adjacent transmitters is greater than the length of the select pulse train D, where D 2nd, and d is the optical path length between any two adjacent receivers. For multicasting, this restricts the length of the message to be less than D. A second method for extending multicasting removes this restriction at the expense of more complex bus arbitration hardware. As discussed in Ref. 4 a control mechanism can be implemented so that a group of messages from an arbitrary subset of transmitters can be pipelined onto the data bus in a single cycle.
A second method to extend the 1 to the n simulcasting structure of Fig. 10 to an n-way simulcasting structure is shown in Fig. 11 . In this example, an array of select waveguides connects individual buses attached to each processor. The unique feature of this structure is that the coincidence points are no longer detectors but rather passive couplers which merge the coin-
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APPLIED OPTICS / Vol. 29, No. 14 / 10 May 1990 cident pulses into the receiving bus for each respective processor. The selection within each row of the array operates as in the previous structure relative to the transmitting processor attached to that row. The receiving buses are arranged in columns, perpendicular to the direction of propagation of the reference pulses in the transmitting buses. Therefore, the reference pulses arrive at all sites along a receiving bus simultaneously. The resulting data pulse train on the receiving bus is thus formed by coupling-in the message bits at specific optical path distances corresponding to the vertical separation of selection points. Each receiving bus thus contains an n-bit pulse train consisting of 1 bit from each of the transmitting processors. An advantage of this structure is that there is no need for arbitration. Only a simple clocking mechanism is needed to delimit bus cycles.
V. Two-Dimensional Arrays
By generalizing the propagation of pulses in one dimension to the propagation of linear wavefronts moving through a series of parallel waveguides, we can construct 2-D structures. Hence the method of addressing a location by programming the intersection of pulses may be generalized to addressing a location in a 2-D array by programming the intersection of wavefronts. In this section, we present a simple propagation scheme which may be used in a 2-D selection.
Consider 2-D arrays similar to the one shown in Fig.  12 . An array of size n is composed by eh X eH cells separated by a distance d = Tcg in both the vertical and horizontal directions. The coincidence mechanism is the same as the linear example, except that we now require the coincidence of three optical signals. Specifically, a reference wavefront generated by the reference diode Lref, a select pulse train LOOS each traveling horizontally and in opposite directions, and another select pulse train Lrow traveling vertically.
The optical signal generated by each source is decoupled from the source fiber by a star connection into \Ih signals that travel through the array in parallel waveguides. Since the optical path length of all legs in the star will be equal, the wavefront will arrive at all locations in a single row (or column) simultaneously. For example, an optical pulse generated by Lref and direct- ed horizontally through the array will simultaneously arrive at all locations in column j. Similarly, any pulse generated by Lc.i will also arrive simultaneously at all the cells in column j, and any pulse generated by Lrow will arrive simultaneously at all the cells in row i.
To derive the equations that govern the intersections of three wavefronts, assume, as in the case of the linear array, that Lref generates a pulse of duration X at time tref and that L, 0 i and Lrow generate pulses at times tcol and trow, respectively. If the timing of Lcol is such that
the two wavefronts generated by Lref and Lcoi will meet at column j of the array. To select a particular cell ij in that column, the third wavefront, namely, the one generated by Lrow, should be crossing row i when the other two wavefronts meet at column j. This may be accomplished by timing Lrow so that
In other words, to address a certain location ij, the column number j is encoded as tref -tol and the difference j -i between the column number and row number is encoded as tref -trow. From Eqs. (3) and (4), it may be shown that
and hence the latency time a is a = 2 nhr.
Using the above scheme, it is possible to encode the addresses of all the n cells in the column and row pulse trains during a single cycle. In the 1-D case, the cycle time was directly proportional to the size of the array. This was because each cycle needed to provide an optical time-base slot for each location. In the 2-D case, the cycle time is proportional to the square root of the number of cells. The price of this reduction in cycle time is the potential for overlap in parallel selection. This results from a requirement that corresponding select bits in each select waveguide be uniquely paired so that only the coincidence of paired bits is considered to be appropriate selections. Coincidences occurring from the intersections of nonpaired bits are referred to as shadows. For example, if the two cells (ij) and (l,k) are selected during the same bus cycle, a shadow will appear at cell (I+j-kj) as shown in Fig. 13(a) . This is because the selection of position j in the column select train causes a coincidence with the reference wavefront at every cell along that column. We will refer to this partial coincidence pattern as a trace. Similarly, the selection of bit k -in the row select pulse train will cause a partial coincidence trace with the reference wavefront along the diagonal passing through cell (l,k) as shown in Fig. 13(a) . Therefore, cell ( + j -kj) which resides at the intersection of these two traces will see a coincidence of the reference wavefront with each of the select wavefronts and hence will be falsely selected.
Since shadows occur at the intersections of two traces corresponding to the vertical and horizontal select wavefronts, we can reduce the number of such intersections by the addition of a third select wavefront, referred to as the check wavefront. With this, a valid selection occurs on the coincidence of the reference wavefront with select bits in each of the three wavefronts. In this case, shadows are generated at the intersection of the two traces mentioned and the additional trace corresponding to the check wavefront in Fig. 13(b) . As shown by the simulation results in Fig.  14(a) , this greatly reduces the number of shadows generated in the array. Using the same argument, by the addition of a fourth wavefront, a second check wavefront, it is possible to reduce even further the occurrence of shadows.
In the above scheme the select and check pulse trains are each of length 2.
Thus the total number of bits transmitted to the array in a single cycle is of the order of Q(VH). However, the following proposition shows that the number of bits required to distinguish a unique set of parallel selections is n.
Proposition: The minimum number of bits required to uniquely select an arbitrary set of cells from a collection of size n is n. Proof: For a set of cells S of size n, the size of the power set P(S) is 2n. Using a binary encoding, the enumeration of P(S) requires log 2 2n = n bits per code word. Assume that a binary encoding scheme exists which can address all possible subsets of S using a code with a less than n-bit length. Such a scheme would result in an enumeration of less than 2 subsets. Therefore, there must exist in that encoding at least one code which corresponds to more than one element in P(S). Hence such a system does not uniquely address all subsets M. This result introduces a restriction on the application of 2-D structures. If we are to use n bits as the proposition implies, we must either transmit n bits to the array serially, in which case latency is comparable to the 1-D case, or we must add additional waveguides thus increasing hardware complexity.
Alternatively, we may restrict the number of concurrent accesses to some number m so that m << n. As shown in Fig. 14 the incidence of shadow selections is dependent on the size of the array relative to the number of requests and the number of wavefronts in the selection structure. Therefore, 2-D arrays are most appropriate in computational structures where the number of potential receiving sites is much greater than the number of transmitting sites. This would be the case in the design of an r-ported memory of size n. For example, simulation results show that a 256k memory implemented in a 512 X 512 square array with two select and two check wavefronts can be operated as a 50-ported memory with an average of 4.6 shadow locations for 50 simultaneous requests. In a memory application these few shadows would appear as extra read requests which should be discarded. The problem of shadows for write requests does not exist when we restrict writes to a single request per cycle. This results in a concurrent read-exclusive-write model for shared memory multiprocessors.
In applications where the restriction m << n cannot be met, a structure can be provided which eliminates shadows by the transmission of 0(n) bits of selection information into the array. In this structure, shown in share a common set of reference pulses generated as in the previous 2-D example. Thus each row pulse train will have all the information (and only the information) for selections on that row. In effect each row is an independent linear structure of size An.
One structure for the generation of the row pulse trains is shown in Fig. 16 . In this figure a set of m transmitters is each connected to a linear structure where the coincident points on those structures are optical repeaters, which detect pulse coincidence and retransmit into the row select pulse trains. Unlike the linear structure of Fig. 1 , we allow only a single pulse to travel in each direction through the structure. In addition, we vary the timing of both pulses to achieve both the appropriate row location and relative timing of the pulse coincidence.
To derive the equations governing the relative timing of the pulses generated at a transmitter k, 1 < k < m, for the selection of location ij (see Fig. 17 ), assume that the reference pulse is fired at time tref and the two select pulses are fired at time tsj and t, 2 . Given that the reference pulse will be at location ij at time rref + ( -j + 1)r, the two select pulses should be at that location at the same time, that is, the reference pulse, for selecting an address i, the select pulses must be fired at times In this manner up to m selections, one per processor, can be made simultaneously to a memory of n cells. The worst case latency is (3v' + m)-r + rep, which is the time for a pulse to travel from a transmitter to a selected cell. However, using pipelining, new selections can be generated with a cycle time of 2Vhr.
VI. Concluding Remarks
We have presented several structures based on coincident pulse techniques for multiprocessor interconnections which support multicasting, simulcasting, and multiported memory based communications. The multicasting structure is capable of supporting the transmission of one message from a single sender to a subset m of n receivers with cycle time 2nr. The simulcasting structure is capable of supporting the transmission of n different 1-bit messages concurrently from a single transmitter to n receivers with the same cycle time. m-way versions of these structures allow concurrent transmissions from m transmitters in a single cycle of length 2nr for simulcasting and worst case length (where the number of transmitters m = n)2n 2 r for multicasting. However, using arbitration techniques a subset of m transmitters may operate concurrently, and the cycle length will be reduced to 2nmsr.
Two-dimensional structures are appropriate for application such as -ported memory and have been presented in two versions. The first version, a concurrent read-exclusive-write system, where m << n, has a selection latency equal to 2'nr. The second version, which removes any restriction on m, has a latency of (3Ar + M)T + rep and a cycle time of 2CnT.
Based on these results we foresee that coincident pulse techniques will have a significant role in the design of hybrid optical electronic multiprocessors. Moreover, the ability of these systems to support multicasting, simulcasting, and multiported memorybased communications will have a substantial impact on the performance of fundamental parallel algorithms. APPLIED 
